Serial RRAM Cell for Secure Bit Concealing

نویسندگان

چکیده

Non-volatile memory cells are exposed to adversary attacks since any active countermeasure is useless when the device powered off. In this context, work proposes association of two serial RRAM devices as a basic cell store sensitive data, which could solve bothersome problem. This has three states: ‘1’, ‘0’, and masked. When system off or data not used, set masked state, where still stores ‘1’ ‘0’ but malicious capable extracting stored value using reverse engineering techniques. Before reading, needs be unmasked it afterwards until next reading request. The operation also provides robustness against side-channel attacks. presented experimental results confirm validity proposal.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Bit-Serial Cell for Reconfigurable Hardware

This paper introduces a novel bit-serial cell for reconfigurable hardware used to perform digital signal processing. The cell contains an array of 4-bit lookup tables, or “elements”, that can operate in two modes. In memory mode, the elements behave as a random-access memory. In mathematics mode, the elements perform operations such as multiply-accumulate, addition, and shifting in bit-serial f...

متن کامل

Bit-Serial Neural Networks

573 A bit serial VLSI neural network is described from an initial architecture for a synapse array through to silicon layout and board design. The issues surrounding bit serial computation, and analog/digital arithmetic are discussed and the parallel development of a hybrid analog/digital neural network is outlined. Learning and recall capabilities are reported for the bit serial network along ...

متن کامل

Efficient Bit-Serial Constant Multiplication for FPGAs

This paper describes how to realize place-effective synchronous bit-serial constant multiplications, which can be efficiently used for a block of constants (Multiple Constant Multiplication). The architecture combines traditional concepts and new approaches, which leads to the possibility of simultanous fast multiplications of different input values. Fast multiplications are a core for up-to-da...

متن کامل

Bit-serial architecture for optical computing.

The design of a complete, stored-program digital optical computer is described. A fully functional, proof-of-principle prototype can be achieved by using LiNbO(3) directional couplers as logic elements and fiber-optic delay lines as memory elements. The key design issues are computation in a realm where propagation delays are much greater than logic delays and implementation of circuits without...

متن کامل

Bit-Serial Multipliers and Squarers

Traditional bit-serial multipliers present one or more clock cycles of data-latency. In some situations, it is desirable to obtain the output after only a combinational delay, as in serial adders and subtracters. A serial multiplier and a squarer with no latency cycles are presented here. Both accept unsigned or sign-extended two's complement numbers and produce an arbitrarily long output. They...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2021

ISSN: ['2079-9292']

DOI: https://doi.org/10.3390/electronics10151842